

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCI United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria. Virginia 22313-1450

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
10/037,896	10/22/2001	Chia-Hsing Yu	JCLA7228	6851	
759	90 10/13/2004		EXAM	EXAMINER	
J.C. Patents, Inc.			AMIN, N	AMIN, NIRAV S	
Suite 250 4 Venture			ART UNIT	PAPER NUMBER	
Irvine, CA 926	518		2115		
			DATE MAILED: 10/13/2004	4	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)	-			
Office Action Summary		10/037,896	YU ET AL.	,			
		Examiner	Art Unit				
		Nirav S Amin	2115				
Period fo	The MAILING DATE of this commun or Reply	ication appears on the cover sheet	with the correspondence address	ss			
THE - Exte after - If the - If NC - Failu Any	ORTENED STATUTORY PERIOD F MAILING DATE OF THIS COMMUN nsions of time may be available under the provisions SIX (6) MONTHS from the mailing date of this comr operiod for reply specified above is less than thirty (3) period for reply is specified above, the maximum so the to reply within the set or extended period for reply reply received by the Office later than three months ed patent term adjustment. See 37 CFR 1.704(b).	ICATION. s of 37 CFR 1.136(a). In no event, however, may munication. 30) days, a reply within the statutory minimum of thatutory period will apply and will expire SIX (6) Mey will, by statute, cause the application to become	a reply be timely filed hirty (30) days will be considered timely. ONTHS from the mailing date of this common ABANDONED (35 U.S.C. § 133).	unication.			
Status							
1)⊠	Responsive to communication(s) file	ed on <u>10/22/01</u> .					
2a)□	This action is FINAL .	2b)⊠ This action is non-final.					
3)□	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposit	ion of Claims						
5)⊠ 6)⊠ 7)□	Claim(s) <u>1-20</u> is/are pending in the state of the above claim(s) is/at claim(s) <u>15-17 and 20</u> is/are allower Claim(s) <u>1-14, 18-19</u> is/are rejected Claim(s) is/are objected to. Claim(s) are subject to restrict	are withdrawn from consideration. ed.					
Applicat	ion Papers						
10)⊠	The specification is objected to by the The drawing(s) filed on <u>22 October 2</u> . Applicant may not request that any objected to the oath or declaration is objected to	2001 is/are: a)⊠ accepted or b)□ ection to the drawing(s) be held in abey g the correction is required if the drawin	rance. See 37 CFR 1.85(a). ng(s) is objected to. See 37 CFR 1				
Priority (under 35 U.S.C. § 119						
a)	2. Certified copies of the priority3. Copies of the certified copies	documents have been received. documents have been received in of the priority documents have been onal Bureau (PCT Rule 17.2(a)).	Application No en received in this National Sta	ıge			
2) Notice 3) Infor	nt(s) ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (mation Disclosure Statement(s) (PTO-1449 o er No(s)/Mail Date	PTO-948) Paper N	w Summary (PTO-413) lo(s)/Mail Date of Informal Patent Application (PTO-15	2)			

Art Unit: 2115

DETAILED ACTION

Specification

The disclosure is objected to because of the following informalities: On page 6, line 16, power controller is referenced as "10", however in figure 3, power controller is referenced as "300".

Appropriate correction is required.

Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claims 3, 12 and 18 contain the trademark/trade name INTEL. Where a trademark or trade name is used in a claim as a limitation to identify or describe a particular material or product, the claim does not comply with the requirements of 35 U.S.C. 112, second paragraph. See *Ex parte Simpson*, 218 USPQ 1020 (Bd. App. 1982). The claim scope is uncertain since the trademark or trade name cannot be used properly to identify any particular material or product. A trademark or trade name is used to identify a source of goods, and not the goods themselves. Thus, a trademark or trade name does not identify or describe the goods associated with the trademark or trade name. In the present case, the trademark/trade name is used to identify/describe a microprocessor and, accordingly, the identification/description is indefinite.

Claims 4, 5, 8, and 13 contain the trademark/trade name VRM 8.4, VRM 8.5, VRM 9.0 respectively. As discussed above, the use of these trademarks/trade names renders the claims indefinite.

Art Unit: 2115

Claim 7, 9, and 19 contain the trademark/trade name AMD. As discussed above, the use of this trademark/trade name renders the claims indefinite.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1, 2, 6, 10, 11 and 14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Zhang (US 20020162040A1) in view of Wang et al (US Patent No. 5,886,640) herein after referred to as Wang.

As per claim 1, Zhang discloses an electronic device for a computer system having a microprocessor [Figure 3(52), Page 1, paragraph 16] therein, wherein the electronic device receives a voltage identification signal transmitted from the microprocessor [Figure 3(54)], the electronic device comprising, a first voltage identification digital/analog converter [Figure 6(70)] for receiving the voltage identification signal [Page 1, paragraph 14] and outputting a first voltage specification signal [Page 1, paragraph 14], and a selector [Figure 6(74)] coupled to the first identification digital/analog converter and a reference voltage signal. Zhang does not disclose a second voltage identification digital/analog converter for receiving the voltage identification signal and outputting a second voltage specification signal. Wang

Art Unit: 2115

discloses a second voltage identification digital/analog converter [Column 4, lines 42-44] for receiving an upper limit reference value and outputting the analog version of the upper limit reference for the benefit of being able to continuously monitor the power being supplied to the CPU [Column 2, lines 33-35]. At the time of the invention, it would have been obvious to a person of ordinary skill in the art to include a second digital/analog converter as taught by Wang in the electronic device taught by Zhang. The motivation for doing so would have been to be able to continuously monitor the power being supplied to the CPU [Column 2, lines 33-35].

As per claim 10, Zhang discloses an electronic device for a computer system having a microprocessor selected from a panel of processors [Page 1, paragraph 16], wherein the computer system outputs a microprocessor selection [Figure 6(S1), Page 2, paragraph 26] and a microprocessor type signal [Figure 6(Vref1), Page 1, paragraph 14] according to the particular microprocessor, the electronic device comprising, a selector [Figure 6(74)] coupled to the voltage identification digital/analog converters and outputting one of the voltage identification signals according to the microprocessor selection signal and the microprocessor type signal. However, Zhang does not disclose a plurality of voltage identification digital/analog converters. Wang discloses a second voltage identification digital/analog converter [Column 4, lines 42-44] for receiving an upper limit reference value and outputting the analog version of the upper limit reference for the benefit of being able to continuously monitor the power being supplied to the CPU [Column 2, lines 33-35]. At the time of the invention, it would have been obvious to a person of ordinary skill in the art to include a second digital/analog

Art Unit: 2115

converter as taught by Wang in the electronic device taught by Zhang. The motivation for doing so would have been to be able to continuously monitor the power being supplied to the CPU [Column 2, lines 33-35].

As per claims 2 and 11, Zhang discloses wherein the selector is a multiplexer [Column 4, lines 25-28] that couples with the first voltage identification digital/analog converter and the reference voltage signal for receiving the microprocessor selection signal and outputting the first voltage specification signal or the reference voltage signal. Zhang discloses the multiplexer coupled to the first voltage identification digital/analog converter, however does not disclose a second voltage identification digital/analog converter. Wang discloses a second voltage identification digital/analog converter [Column 4, lines 42-44] for the benefit of being able to continuously monitor the power being supplied to the CPU [Column 2, lines 33-35]. At the time of the invention, it would have been obvious to a person of ordinary skill in the art to couple a second digital/analog converter as taught by Wang to a multiplexer in the electronic device taught by Zhang. The motivation for doing so would have been to be able to continuously monitor the power being supplied to the CPU [Column 2, lines 33-35].

As per claims 6 and 14, Zhang discloses the electronic_device, wherein the device produces a supply voltage [Figure 6(Vcc)] according to a microprocessor selection signal.

Art Unit: 2115

Allowable Subject Matter

Claims 15-17 are allowed.

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

The following is an examiner's statement of reasons for allowance: Applicant's claimed invention distinguishes over the prior art for the following reasons. The claims are allowable over the prior art of record because none of the references, either alone or in combination, discloses or renders obvious a computer system capable of supporting a multiple of processor types, comprising: a first microprocessor socket for plugging a microprocessor; and a power controller coupled to the first microprocessor socket for receiving a voltage identification signal from the microprocessor and a microprocessor selection signal from the computer system so that the computer system can provide a core voltage and a terminal voltage to the microprocessor wherein the power controller determines the type of microprocessor plugged in the socket according to the selection signal.

Zhang discloses a power controller coupled to the first microprocessor socket for receiving a voltage identification signal from the microprocessor [Figure 6(54)] and a microprocessor selection signal [Figure 6(S1)] from the computer system so that the computer system can provide a core voltage to the microprocessor [Figure 6(56)] however does not output a terminal voltage.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Nirav S Amin whose telephone number is (571) 272-3821. The examiner can normally be reached on 8:00-4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Thomas Lee can be reached on (571) 272-3667. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

NSA

LYNNE H. BROWNE SUPERVISORY PATENT EXAMINED TECHNOLOGY CENTER 3600 2/50